# **Hardware ODE Solvers Using Stochastic Circuits**

### **Siting Liu and Jie Han**

Department of Electrical and Computer Engineering University of Alberta Edmonton, AB, Canada



#### **□ Introduction to stochastic computing**

o Stochastic integrators

### **□ Formulation of stochastic integrators**

### □ Proposed stochastic ODE solver design

- o Nonhomogeneous ODEs
- o Systems of ODEs
- o Higher-order ODEs
- $\Box$  Error assessment and error reduction schemes
- q **Hardware evaluation and performance comparison**
- q **Conclusion and future work**

# **Introduction**

**1**

 $\Box$  In stochastic computing (SC), information is encoded and processed by random binary bit streams.



## **Stochastic Integrator**



Function of a stochastic integrator:  $seq_{out} \approx \int (a - b) dt$ 

An example of stochastic integrator (*N*=8)



……

$$
c_{i+1} = \begin{cases} c_i + 1/2^N & a_i = 1 \& b_i = 0\\ c_i - 1/2^N & a_i = 0 \& b_i = 1\\ c_i & a_i = b_i \end{cases}
$$

$$
c_{i+1} = c_i + \frac{1}{2^N} (a_i - b_i).
$$
 (1)

Accumulating (1) for  $i = 0, 1, 2, ..., k - 1$ 

$$
c_k = c_0 + \frac{1}{2^N} \sum_{i=0}^{k-1} (a_i - b_i) \tag{2}
$$

Taking the expectation of (2)

$$
\mathbb{E}[c_k] = c_0 + \frac{1}{2^N} \sum_{i=0}^{k-1} (\mathbb{E}[a_i] - \mathbb{E}[b_i]). \quad (3)
$$

[Saraf et al., DATE 2014]

## **Unbiased Euler Solution Estimator**





**A stochastic integrator provides an unbiased estimate to the Euler solution** with a step size of  $1/2^N$ .

#### **Q Introduction to stochastic computing**

o Stochastic integrators

 $\Box$  Formulation of stochastic integrators

### □ Proposed stochastic ODE solver design

- o Nonhomogeneous ODEs
- o Systems of ODEs
- o Higher-order ODEs

**Q Error assessment and error reduction schemes** 

 $\Box$  Hardware evaluation and performance comparison

**□ Conclusion and future work** 

## **Stochastic Solvers for Nonhomogeneous ODEs**



### **Stochastic Solvers for Systems of ODEs**





A stochastic ODE solver for (10).

Hardware solution produced by stochastic ODE solver vs. analytical solution.

### **Higher-order Stochastic ODE Solvers**



#### **Q Introduction to stochastic computing**

- o Stochastic integrators
- $\Box$  Formulation of stochastic integrators

**□ Proposed stochastic ODE solver design** 

- o Nonhomogeneous ODEs
- o Systems of ODEs
- o Higher-order ODEs

#### $\Box$  Error assessment and error reduction schemes

 $\Box$  **Hardware evaluation and performance comparison** 

**□ Conclusion and future work** 

### **Error Assessment of a Stochastic Integrator**

$$
\mathbb{E}[c_k] = c_0 + \frac{1}{2^N} \sum_{i=0}^{k-1} \mathbb{E}[(\boldsymbol{a}_i - \boldsymbol{b}_i)] = \hat{y}_k \approx y(\frac{k}{2^N}).
$$

#### q **Error of Euler method**

o Reduced by using a smaller step size, i.e., increase the size of counter *N*.

#### q **Random fluctuation of stochastic circuits**

- o The use of low-discrepancy (LD) sequences can reduce random fluctuation.
- o Sharing RNGs for generating the inputs of the stochastic integrator can also reduce the variance.



[Alghi and Hayes, DATE 2014]

#### **Q Introduction to stochastic computing**

- o Stochastic integrators
- $\Box$  Formulation of stochastic integrators

**□ Proposed stochastic ODE solver design** 

- o Nonhomogeneous ODEs
- o Systems of ODEs
- o Higher-order ODEs

**Q Error assessment and error reduction schemes** 

#### **□ Hardware evaluation and performance comparison**

**□ Conclusion and future work** 

# **Hardware Evaluation and Performance Comparison <sup>8</sup>**



\*Binary circuits are built by shifters and adders to save hardware cost. The algorithm implemented by binary circuits are the 2nd Runge-Kutta method with 8-bit width. The stochastic circuits are also 8-bit width.

# **Stochastic vs. Binary Circuits with Different Bit Widths <sup>9</sup>**



Stochastic circuits with 10 bit counters vs. 8-bit binary circuits

#### Advantages:

- q **Energy per operation**
- q **Throughput per area**
- $\Box$  Slightly better accuracy

Disadvantage:

 $\Box$  Slightly longer runtime

EPO: Energy per operation TPA: Throughput per area

Comparison of stochastic and binary ODE solvers with different bit widths. For stochastic ODE solvers, it is the bit width of counter.

## **Conclusion and Future Work**

- $\Box$  A novel design for solving an ODE is proposed by using a stochastic integrator to implement the accumulation in the Euler numerical method.
- $\Box$  The stochastic integrator provides unbiased estimate of the Euler numerical solution.
- □ The stochastic ODE solver has a lower energy consumption, higher TPA and shorter minimum runtime compared to binary designs.
- $\Box$  The error analysis shows that the sharing of RNGs is effective in reducing error for pseudorandom sequences, while it is less effective for LD sequences.
- $\Box$  Extended range of representation for the solutions will be investigated in the future work.

## **References**

- □ B. R. Gaines. 1969. Stochastic Computing Systems. Springer US, 37–172.
- $\Box$  J. C. Butcher. 1987. The Numerical Analysis of Ordinary Differential Equations: Runge-Kutta and General Linear Methods. Wiley-Interscience.
- q N. Saraf, K. Bazargan, D. J. Lilja, and M. D. Riedel. 2014. IIR Filters using Stochastic Arithmetic. In DATE.
- □ B. R. Land. 2006. DDA on FPGA. http://people.ece.cornell.edu/land/courses/ece5760/DDA/index.htm. Accessed: 2016-10-12.
- $\Box$  J. P. Hayes. 2015. Introduction to Stochastic Computing and Its Challenges. In DAC.
- $\Box$  M. Gerber and N. Chopin. 2015. Sequential Quasi Monte Carlo. Journal of the Royal Statistical Society: Series B (Statistical Methodology) 77, 3, 509–579.
- □ S. Liu and J. Han. 2017. Energy Efficient Stochastic Computing with Sobol Sequences. In DATE.
- $\Box$  Y. Liu and K. K. Parhi. 2016. Computing Complex Functions Using Factorization in Unipolar Stochastic Logic. In GLSVLSI.

# **Thank you for your attention.**